Introduction Performance Portability Kokkos introduction

Using high-level programming tools aiming at performance portability

A short overview of some C++-based programing model(s) for performance portability

Pierre Kestener¹

¹CEA Saclay, DSM, Maison de la Simulation

December 19, 2016





Content

- Main HPC architectures and trends multicore, manycore, GPU, FPGA, Power8/9, NVLink, ...
- What is performance portability?
- A good software abstraction / programing model(s) (?)
 - Ibrary, framework, programming models ?
 - Parallel programming patterns
 - Native language, directives, DSL?
- As an example: a short overview of Kokkos: C++ library for performance portability


Node-level parallelism, parallel pattern and data containers.

• A real life example: <u>code RamsesGPU</u> (high-Mach number turbulent MHD) (partially) rewritten with <u>Kokkos</u>.



From low-level native to high-level programmning

Revisiting ways to **develop software applications** not only for accelerators, but multiple architectures



reference: Axel Koehler, NVIDIA, 2012

Find a good trade-off between *ease of approach* and *good performance* on **multiple architectures**.







Performance Portability

- Directives: OpenACC / OpenMP
- (Active) libraries

3 Kokkos introduction

- Kokkos basics
- Case study: RamsesGPU on Pascal P100
- Additionnal slides



Supercomputers architectures - TOP500

A Supercomputer is designed to be at bleeding edge of current technology. Leading technology paths (to exascale) using <u>TOP500</u> ranks (Nov. 2016)

- **Multicore:** Maintain complex cores, and replicate (x86, SPARC) (#7, 10)
- Manycore/Embedded: Use many simpler, low power cores from embedded (IBM BlueGene) (#4, 9)
- Manycore/Sunway (# 1)
- Manycore/Intel XeonPhi (1st and 2nd gen): Use many simpler cores with wide SIMD instructions, (# 2, 5, 6)
- Massively Multithread/ GPU: (# 3, 8)

Sunway Taihulight : programmed with MPI+OpenACC Next year, we might have supercomputers build with ARMv8 CPU (From China, Japan, US,...), DOE Coral machines (NVidia GPU+IBM Power9, Intel KNL), ...



About DOE Coral next generation computing facility

- As part of CORAL (Next gen supercomputers): Center for Accelerated Application Readiness
- Provide programming environments and tools that enable portability

Two Tracks for Future Large Systems



Many Core

- 10's of thousands of nodes with millions of cores
- Homogeneous cores
- Multiple levels of memory on package, DDR, and non-volatile
- Unlike prior generations, future products are likely to be self hosted

Cori at NERSC

- Self-hosted many-core system
- Intel/Cray
- 9300 single-socket nodes
- Intel[®] Xeon Phi[™] Knights Landing (KNL)
- 16GB HBM, 64-128 GB DDR4
- Cray Aries Interconnect
- 28 PB Lustre file system @ 430 GB/s
- Target delivery date: 2016

Aurora at ALCF

- · Self-hosted many-core system
- Intel/Cray
- Intel[®] Xeon Phi[™] Knights Hill (KNH)
- Target delivery date: 2018

CEREPACT

Pie Daleti (Cray): Cray XC30 Indel Keise 13-2073 EC 3.6 GHz Cray Artis MvideA K20x



Edison (Cray): Cray XC30 Intel Xeon EN-2695v2 12C 2.4 GHz Aries

Hybrid Multi-Core

- CPU / GPU Hybrid systems
- Likely to have multiple CPUs and GPUs per node
- · Small number of very fat nodes
- Expect data movement issues to be much easier than previous systems – coherent shared memory within a node
- Multiple levels of memory on package, DDR, and non-volatile

Summit at OLCF

- Hybrid CPU/GPU system
- IBM/NVIDIA
- 3400 multi-socket nodes
- POWER9/Volta
- More than 512 GB coherent memory per node
- Mellanox EDR Interconnect
- Target delivery date: 2017





Introduction Performance Portability Kokkos introduction

HPC architectures - Trends - Who's driving?


• Artificial Intelligence applications :

e.g. **Japan** (ABCI: a 130 single precision PetaFlops system in late 2017) for Companies (book time for a fee)

AI Bridging Cloud Infrastructure: goal is 43 (FP32) GigaFlops/Watt

• Energy efficiency, e.g. <u>Nvidia's DGX-1 node</u> server (1 Dual Xeon + 8 GPU P100) aimed at deep learning (~ 18 (FP64) GigaFlops/Watt).

 Several new hardware solutions to come next year and after: Intel Knights Mill (XeonPhi, 3rd gen), FPGA (?) for dedicated specific applications, ... ⇒ a good programing model !







Supercomputer node architecture

Multiples levels of hierarchy:

- Need to aggregate the computing power of several 10 000 nodes !
- network efficiency: latency, bandwidth, topology
- memory: on-chip (cache), out-of-chip (DRAM), IO (disk)
- emmerging hybrid programming model: MPI + X
- What is **X** ? OpenMP, OpenAcc, ..., <u>Kokkos</u>, <u>RAJA</u>, ...
- Even at node level MPI+X is required: e.g. KNL




Figure: Multi-core node summary, source: multicore tutorial (SC12) by G. Hager and G. Wellein



Summary



2 Performance Portability

- Directives: OpenACC / OpenMP
- (Active) libraries

3 Kokkos introduction

- Kokkos basics
- Case study: RamsesGPU on Pascal P100
- Additionnal slides



Performance portability

- **Developing / maintaining a separate** implementation of an application for each **new hardware platform** (Intel KNL, Nvidia GPU, ARMv8, ...) is **less and less realistic**
- Identical code will never perform optimally on all platforms ¹
- Is it possible to have a **single set of source codes** that can be compiled for different hardware targets ?
- Performance portability should be understood as a single source code base with
 - good performance on different architectures
 - a relatively **small amount of effort** required to tune app performance from one architecture to another.

source http://www.nersc.gov/research-and-development/application-readiness-across-doe-labs

• High Developper / programmer productivity



¹source: Matt Norman, <u>WACCPD 2016</u>

Performance portability issue : algorithmic patterns

- Is it possible to have a single set of source codes that can be compiled for different hardware targets ?
- Low-level native language: OpenCL, CUDA, ...
- Directive approach (code annotations) for multicore/GPU, ...:
 - OpenMP 4.5 (Clang, GNU, PGI, ...)
 - **OpenACC** 2.5 (PGI, GNU, ...)
- Other high-level library-based approaches (mostly c++-based, à la TBB):
 - Some provide STL-like algorithmics patterns (e.g. <u>Thrust</u> is CUDA-based with backends for other archs, <u>lift</u>, <u>arrayFire</u> (numerical libraries, language wrappers, ...))
 - Kokkos, RAJA, ...
 - Cross-platform frameworks
 - <u>Chamm++</u>: message-driven execution, task and data migration, distributed load-balancing, ...
 - hpx (heavy use of new c++ standards (11,14,17): std::future, std::launch::async, distributed parallelism, ...)
- Use an embedded Domain Specific Language (DSL)
 - Halide (for image processing),
 - <u>NABLA</u> (for HPC, developped at CEA, PDE mesh+particules apps)



Performance portability issue : memory management

- Right now **directives-based approaches** focus on algorithmic pattern, and less on memory layout (might change in the near future, at least in OpenMP).
- CPU and GPU for example require **different memory layout** for **maximun performance**:
 - vectorization on CPU
 - memory coalescence on GPU
- Some libraries like <u>Kokkos</u> promote **memory layout** as a **major concern**

Platform	Memory Kind							
	Constant	Texture	SPM	DDR	eDRAM	GDDR	нвм	NVRAM
Intel® Xeon® Processor	-		-	1	-			-
Intel® Xeon Phi® Coprocessor	-		•	-	-	1	•	-
Intel [®] Xeon Phi [™] Processor	-			1	-		1	-
Future System w/ 3D XPoint" Technology	-		•	1	-	•		1
Intel® HD Graphics	-		1	1	1			-
Intel® Iris® Graphics	-		1	1	1			-
Current Generation NVIDIA* GPU	1	1	1	-	-	1		-
Future Generation NVIDIA* GPU	1	4	1		-	1	1	-

Motivation: Variety in Memory Hierarchies



Programming with structured parallel patterns

- pattern : a basic structural entity of an algorithm
- book Structured Parallel Programming: Patterns for Efficient Computation



- implementation: Intel TBB, OpenMP, OpenACC and many others
- OpenMP/OpenAcc for GPU/XeonPhi: pattern-based comparison: map, stencil, reduce, scan, fork-join, superscalar sequence, parallel update


reference:

A Pattern-Based Comparison of OpenACC and OpenMP for Accelerator Computing



Programming with structured parallel patterns

Parallel Patterns: Overview



reference: Structured Parallel Programming with Patterns, SC13 tutorial, by M. Hebenstreilt, J. reinders, A. Robison, M. McCool



Future of accelerator programming

- passive libraries: a collection of subroutines
- **active libraires:** take an active role in compilation (specialize algorithms, tune themselves for target architecture).

Library	CUDA	OpenCL	Other	Туре
Thrust	Х		OMP, TBB	header
Bolt		Х	TBB, DX11	link
VexCL	Х	Х		header
Boost Compute		Х		header
C++ AMP		Х	DX11	compiler
SyCL		Х		compiler
ViennaCL	Х	Х	OMP	header
SkePU	Х	Х	OMP, seq	header
SkelCL		Х		link
HPL		Х		link
CLOGS		Х		link
ArrayFire	Х	Х		link
CLOGS		Х		link
he mi	Х			header
MTL4	Х			header
Kokkos	Х		OMP, PTH	link
Aura	Х	Х		header


reference:

The Future of Accelerator Programming in C++, S. Schaetz, May 2014



Complex memory layout for performance

- How to improve **space** (**memory**) **locality** in algorithm implementations ?
- *High Performance Parallelism Pearls*, Morton order to improve memory locality, by Kerry Evans (INTEL), chap. 28
- matrix transpose, dense matrix multiplication on Xeon, KNC
- Same feature used in some Adaptive Mesh Refinement PDE solver.



dim	naïve 32 thr	Morton 32 thr	speedup
256	0.1	0.188	0.53
512	0.05	0.169	0.29
1024	0.62	0.366	1.7
2048	2.89	0.871	3.3
4096	211	7.92	26.6
8192	1850	60.2	30.7
16384	13695	473	29.0
32768	Too long	3989	
	256 512 1024 2048 4096 8192 16384	32 thr 256 0.1 512 0.05 1024 0.62 2048 2.89 4096 211 8192 1850 16384 13695 32768 700	32.0h 32.0h 32.0h 255 0.1 0.100 254 0.55 0.104 1024 0.62 0.64 2040 2.0% 0.871 4096 2.11 7.92 8192 1850 6.62 16344 1.36% 473 32266 Too 349

dim	naïve 244 thr	Morton 244 thr	speedup
256	0.02	0.003	6.67
512	0.26	0.008	32.5
1024	1.78	0.046	38.7
2048	12.87	0.4	32.18
4096	105.5	2.9	36.38
8192	105.5	23	36.74
16384	6597	181	36.4
32768	Too long	1468	-



Summary



Performance Portability

- Directives: OpenACC / OpenMP
- (Active) libraries


3 Kokkos introduction

- Kokkos basics
- Case study: RamsesGPU on Pascal P100
- Additionnal slides



Kokkos: a programming model for performance portability


- Kokkos is a C++ library with parallel algorithmic patterns AND data containers for node-level parallelism.
- Implementation relies heavily on **meta-programing** to derive native low-level code (OpenMP, Pthreads, CUDA, ...) and adapt data structure memory layout at compile-time
- Core developers at SANDIA NL (H.C. Edwards, C. Trott)





Kokkos: a programming model for performance portability

- Open source, https://github.com/kokkos/kokkos
- Primarily developped as a base building layer for **generic high-performance parallel linear algebra** in <u>Trilinos</u>
- Also used in molecular dynamics code, e.g. LAMMPS
- Goal: ISO/C++ 2020 Standard subsumes Kokkos abstractions





Kokkos: a programming model for performance portability

Kokkos abstract concepts

- Execution patterns (what): parallel_for, parallel_reduce, ...
- Execution policy (how): range iterations, teams of threads, ...
- Execution space (where): OpenMP, PThreads, CUDA, numa, ...
- Memory space: data containers with architecture adapted memory layout

Kokkos::View, Kokkos::DualView, Kokkos::UnorderedMap,...

• **Memory layout:** (important for vectorization, memory coalescence, ...)

```
row-major, column-major, AoS, SoA, ... data(i, j, k) architecture aware.
```

reference: Kokkos: Manycore programmability and performance portability, SIAM conference, Paris, 2016



Introduction Performance Portability Kokkos introduction Kokkos basics Case study: RamsesGPU on Pascal P100 Additionnal slides

Kokkos: Sparse Matrix-Vector Multiply

Baseline serial version

```
for ( int i = 0 ; i < nrow ; ++i ) {
    for ( int j = irow[i] ; j < irow[i+1] ; ++j )
        y[i] += A[j] * x[ jcol[j] ];
}


Simple Kokkos parallel version
    parallel_for( nrow , KOKKOS_LAMEDA( int i ) {
        for ( int j = irow[i] ; j < irow[i+1] ; ++j )
            y[i] += A[j] * x[ jcol[j] ];
    });
</pre>
```

- Execution pattern: parallel for
- Execution policy: range iteration
- Execution space: default (defined at compiled time)
- Work to do can be
 - A Lambda anonymous function, convenient for short loop bodies
 - A C++ class functor, maximun flexibility



Future of accelerator programming: Kokkos among other

MiniMD used to bench thread-scalable algorithm before integrating them in LAMMPS (2014)



- · Moderately compute bound computational kernel
- · On average 77 neighbors with 55 inside of the cutoff radius


source: http://lammps.sandia.gov/bench.html LAMMPS Accelerator benchmarks for CPU, GPU, KNL Oct 2016



Introduction Kokkos basics formance Portability Case study: RamsesGPU on Pascal P10 Kokkos introduction Additionnal slides

Future of accelerator programming: Kokkos among other

MiniMD used to bench thread-scalable algorithm before integrating them in LAMMPS (2014)




source: http://lammps.sandia.gov/bench.html LAMMPS Accelerator benchmarks for CPU, GPU, KNL Oct 2016



RamsesGpu with Kokkos


- <u>RamsesGPU</u> is a C++/Cuda code for Compressible MHD application, developped since 2009-2010 (ran on Titane Tesla S1070, sm_13).
- Several numerical schemes variants, ~ 70 CUDA kernels.
- MagnetoRotational Turbulence in accretion disks; 576-nodes jobs (K20) on NCSA BlueWaters, collegues from CEA and Univ. Illinois: Ryan, Gammie, Fromang, P.K.
- Recently, rewrite core kernel application using Kokkos.

$$\begin{split} \frac{\partial \rho}{\partial t} &= -\nabla \cdot (\rho \boldsymbol{v}) \,, \\ \frac{\partial \rho \boldsymbol{v}}{\partial t} &= -\nabla \cdot (\rho \boldsymbol{v} \boldsymbol{v}) + (\boldsymbol{B} \cdot \nabla) \, \boldsymbol{B} - \nabla \left(\frac{\boldsymbol{B} \cdot \boldsymbol{B}}{2} + P \right) \\ &- 2 \, \rho \, \Omega_0 \hat{\boldsymbol{e}}_z \times \boldsymbol{v} + \rho \nabla \left(-\frac{3}{2} \Omega_0^2 x^2 + \frac{1}{2} \Omega_0^2 z^2 \right) \\ \frac{\partial \boldsymbol{B}}{\partial t} &= \nabla \times \left(\boldsymbol{v} \times \boldsymbol{B} \right), \end{split}$$





RamsesGpu with Kokkos





- Architecture Kepler K20 versus Fermi M2090
- Rebuild application with CUDA 5.5 toolchain for architecture 3.5 and tune flags
- Tune max register count for Kepler, and care about *read-only data cache* ==> No more register spilling, DP perf is optimal !

in DP: Kepler is ~ 3.5× faster than than M2090

- With Kokkos, from Kepler K80 ⇒ Pascal P100, performance scaling almost perfect (~ ×3.0); no tuning required ; 360 Mcell-update/s
- With hand-written CUDA, tuning is required to recover this perf scaling
- Number of lines of codes divided by 2-3
- Get for free an efficient OpenMP implementation



6

Want to know more ?

• A free 3-days training on **performance portability**:

Performance portability for GPU applications using high-level programming approaches https://events.prace-ri.eu/event/568/

- Themes: OpenACC / Kokkos
- Dates: 16-18 January 2017
- Location: IDRIS Computing center, Orsay
- Hardware platform: Ouessant (IBM Power8 + Nvidia P100)



Additionnal links

- https://asc.llnl.gov/CORAL-benchmarks/: CORAL Benchmark codes
- https://asc.llnl.gov/DOE-COE-Mtg-2016/: DOE meeting on performance portability

۰


https://www.hpcwire.com/2016/04/19/compilers-makes-performan : Compilers and More: What makes performance portable, Michael Wolfe (HPCWire article).



Introduction Kokkos basic formance Portability Case study: R Kokkos introduction Additionnal s

Kokkos basics Case study: RamsesGPU on Pascal P100 Additionnal slides

An interesting research compiler multi-platform



source: http://ft.ornl.gov/research/openarc

